Energy-efficient heterogeneous multiprocessor hardware and software complex
نویسندگان
چکیده
منابع مشابه
Hardware/Software Co-Configuration for Multiprocessor SoPC
Real-time operating systems (RTOS) for multiprocessor systems built on a single FPGA should be configurable to a wide rage of architecture. Because the configuration of RTOS depends on hardware architecture, it is advantageous to co-configure multiprocessor architecture and RTOS simultaneously. This paper is a work-in-progress report of our research on configurable RTOS and co-configuration
متن کاملHardware/software codesign for energy-efficient parallel computing
Increasing complexity and integration of multicore processors have enabled unprecedented increases in parallel processing throughput. Unfortunately, the power consumed by these massively parallel integrated systems will likely limit the achieved system performance. Many mechanisms have been proposed to minimize the power consumption of this underlying microprocessor hardware (dynamic-voltage sc...
متن کاملCost - efficient synthesis of multiprocessor heterogeneous systems
In this paper an algorithm for co-synthesis of distributed embedded systems is presented. The algorithm is based on iterative improvement heuristics, taking into consideration sophisticated modifications and possibilities of further improvements. Starting from the solution with the highest performance, architecture of the system is modified until it achieves the lowest cost. It has been observe...
متن کاملSoftware Defined Radio and Heterogeneous Reconfigurable Hardware
Mobile wireless terminals tend to become multi-mode wireless communication devices. Furthermore, these devices become adaptive. Heterogeneous reconfigurable hardware provides the flexibility, performance and efficiency to enable the implementation of these devices. The implementation of an WCDMA and an OFDM receiver in the same coarse-grained reconfigurable MONTIUM processor is discussed. Keywo...
متن کاملSoftware and Hardware for Exploiting Speculative Parallelism with a Multiprocessor
Thread-level speculation (TLS) makes it possible to parallelize general purpose C programs. This paper proposes software and hardware mechanisms that support speculative thread-level execution on a single-chip multiprocessor. A detailed analysis of programs using the TLS execution model shows a bound on the performance of a TLS machine that is promising. In particular, TLS makes it feasible to ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Izvestiâ vysših učebnyh zavedenij. Priborostroenie
سال: 2017
ISSN: 0021-3454
DOI: 10.17586/0021-3454-2017-60-5-440-446